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Abstract: Design of real-time embedded systems requires particular attention to the careful schedul-
ing of application onto execution platform. Precise cycle allocation is often requested to obtain full
communication and computation throughput.
Our objective is to provide a UML profile where events, actions, and objects can be annotated
by “logical” clocks. Initially, clocks are not necessarily related. The goal of the scheduling process
(and algorithms) is to regulate the data and control flows within predictable bounds. To this end it
extracts clock relations that best map the application onto a desired execution platform. “Clocks-as-
schedules” then act as activation conditions, driving these internal events and actions according to
the desired activation patterns. Extra communication and buffering latencies can be introduced in
the process.
In the paper we describe the domain view of multiple time and logical clocks. We introduce a
range of useful operations on them, and their use in various UML views.
Key-words: UML, Logical time, Real-time embedded systems
Modélisation UML temps logique pour la conception des
systèmes embarqués temps réel
Résumé : La conception des systèmes embarqués requiert une attention particulière quant à l’expres-
sion du placement/ordonnancement des applications sur les plateformes d’exécution. Une allocation
au cycle près est souvent requise afin d’obtenir un débit maximal en terme de calcul et de communi-
cation.
Notre objectif est de fournir un profil UML où les évènements, les action et les objets peuvent
être annotés par des horloges “logiques”. A la base, il n’existe pas nécessairement de relations entre
ces horloges. Le but du processus d’ordonnancement et des différents algorithmes associés est de
réguler les flots de donnée et de contrôle à l’intérieur de bornes prédictibles. Pour cela, ces algo-
rithmes extraient des relations entre horloges qui permettent une allocation optimale de l’application
sur la plateforme d’exécution ciblée. Les “horloges d’ordonnancement” agissent ainsi en tant que
conditions d’action, pilotant les évènements et actions internes selon les motifs d’activation dési-
rés. Au cours du processus, des latences suplémentaires liées aux communications et bufferisations
peuvent être introduites.
Dans le document, nous décrivons la vue domaine du temps multiple et des horloges logiques.
Nous introduisons plusieurs opérateurs de manipulation d’horloges, et leur utilisation dans diffé-
rentes vues UML.
Mots-clés : UML, Temps logique, Systèmes temps-réel embarqués
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1 Introduction
As embedded real-time systems have become pervasive and ubiquitous in contemporary technolo-
gies, their development requires highly reliable approaches. To meet these safety and performance
requirements, design has to be supported by a trustable mathematical basis to provide required for-
mal concepts. A noteworthy example is the attention required to the careful scheduling of functions
and operations to be performed by the application on the targeted execution platform, which de-
mands precise cycle allocation to obtain full communication and computation throughput.
However, precise cycle allocation is error-prone and tedious. A corpus of methods has been
proposed in recent years, where these precise relations are obtained by analysis and optimization
techniques from more relaxed high-level modeling of systems. In other words, the final schedul-
ing is synthetized algorithmically from constraints on the application, the target HW/SW execution
platform, and the allocation mapping of functions to resources.
Our current objective is to provide a UML modeling framework (profile) in which to represent the
ingredients of such an approach. Indeed, UML provides broad ways to specify the different modeling
views involved. But its largely “untimed” basis needs to be augmented with proper semantical
annotations on temporal aspects.
While akin to many previous attempts at time modeling in UML (UML-RT [17], RT-UML [8],
ACCORD/UML [10], SPT [14],. . . ), our proposal still differs from them in several ways. It is based
on “logical” time bases (or clocks) that are introduced to count/tick/trigger successive behaviors of
signals, actions, objects (and so on). Clocks that are mutually independent (or only loosely coupled)
provide for multiple time models. Thus clocks should act as activation conditions driving the inter-
nal events and actions according to the desired activation patterns. Relations between clocks can be
provided by users, or infered by analysis from the system description. In the latter case specific opti-
mization algorithms can take advantage from some usual limitations of RTE systems (predictability,
determinism, static computation structure) to propose spatial and temporal allocations that will best
fit functional applications to execution platforms. This has the effect of strenghtening the relations
between clocks, constraining them to a more rigid interdependency.
We describe operators that are used to combine and compare them, and their introduction to
annotate behaviors and objects. Clocks can be hierarchically organized, fully or partially. A clock
can be a periodic subclock of another (amongst other). Ultimately, a clock which upsamples all
others in the system can be thought of as “discrete physical time”, but the existence of a link to
physical time is not mandatory in our modeling framework.
In a given methodological flow, the approach should be used to adjust the various rates involved
in different parts of the application under design. Communications can be introduced by the spatial
mapping of functions onto concurrent resources. Extra latencies and buffering objects may also be
requested at places to regulate the data and control flows within predictable bounds.
Logical clocks associated with successive object or action behaviors are a convenient way to
represent explicit schedules as first-class citizens of the model. Such schedules can then be named,
visualized, and computed upon. Results can be displayed back to the designer as a clock schemes
refinement. It provides effective information on the mapping decisions taken towards implementa-
tion.
INRIA
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The paper is organized as follows: section 2 describes the time model and its logical clocks,
their insertion in the application model and their allocation to an execution platform model. Section
3 provides more technical definitions on clocks and schedules, focusing on the discrete time case.
Section 4 describes a case study which highlights the approach. We conclude with perspectives.
Related works Our approach should appeal to readers familiar with model-driven design based
on mathematical Models of Computation [3, 11]. The notion of logical clocks providing the sched-
ule framework owes to the theory of tagged systems [13]. Synchronous reactive formalisms [2] are
examples of languages that handle (logical) time as explicit mechanisms at the very heart of their
semantic foundations. Schedule computations from data-flow based application descriptions were
developed in the theory of Timed Event Graphs [4, 1]. It has found many usages, with some impor-
tant developments for software pipelining [7] and hardware circuit timing [15]. It found some early
incarnation in the context of synchronous programming with the theory of affine clocks [18]. The
explicit representation of schedules in the discrete/periodic/regular case was introduced in the theory
of N-synchronous processes [5].
RR n° 5895
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2 Modeling framework
Figure 1: The various models and their package architecture
Our approach relies on the modeling framework displayed in figure 1. A functional application is
to be allocated onto a candidate architectural execution platform. The application may exhibit poten-
tial concurrency and relative asynchrony between various treatments, as well as subsystems running
at various related speeds. The platform may consist of mixed hardware and basic software parts.
The allocation mapping consists of both spatial distribution and temporal scheduling of functional
operations onto platform resources and services. Note that the words “functional” and “architec-
tural” here do not exactly match “behavioral” and “structural” notions. Functional applications have
a strong behavioral impact, but contain also hierarchical structure descriptions; execution platforms,
while providing the architectural block-diagram of resources and connections, also describe some
basic behavioral “service” aspects of the platform.
The allocation mapping between the application and the platform can be entirely specified by
the designer, or computed by analysis from a number of characterization figures. It will result in
a refinement of the time model of the application by the architecture constraints. This time refine-
ment will be reflected in a tighter set of relations between logical clock schedules. For instance
relatively independent clocks can be interleaved when functions are mapped to the same resource.
The importance of schedule descriptions as explicit model elements should fully appear here.
2.1 Time Model
Our objective here is to introduce conceptual definitions related to our vision of Time. The essential
ones are represented in their domain view in figures 2 and 3.
The TimeBaseModels package (Fig. 2) introduces a structural view of Time. Time can be simple
(totally ordered), or multiple (partially ordered in the form of several, loosely coupled time bases).
Precedence of instants can thus be defined as a partial relation.
A clock attaches quantitative informations (time values) to instants or set of instants (Fig. 3). A
clock can be logical or chronometric (the second indicating that time is supposed to be measured
from physical devices, external to the model by definition). In the paper we shall concentrate on
(more novel) logical time.
INRIA
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 kind:TimeKind
TimeBase
 isBefore(i: Instant): Boolean
/coincidencSet:Instant[*]
Instant
instants
base1
* { ordered }
TimeBaseModels
Metric
Duration
 discrete
 dense
<<enumeration>>
TimeKind
metric
0..*
metric1
first
1
1
last
MultipleTimeBase
1..*
0..1timeBase
bases
CoincidenceRelation
0..*
ends2
coincidence
PrecedenceRelation
toAfterbefore
1 0..*
toBefore1
after 0..*
MappingSpecification
0..*1
coarser expander
sievefiner
1 0..*
Figure 2: The time base models package
Generally, an instant value on a given clock, may denote many instants. When the optional clock
attribute maximalAttribute is not defined, an instant value denotes one instant at most, so that a
clock provides an unambiguous access to instants. This is the case for the logical clocks we consider
in this paper. So, even if time base and clock are two different concepts, the word clock will be often
used in place of time base, this in accordance with standard usages.
Time can be discrete or dense. We shall stick here to discrete time, where Time Bases can be
seen as generated from clock ticking events. When modeling repetitive tasks with discrete time it
becomes possible to express explicit schedules relating the respective paces of clocks rather easily
(which does not mean that it is always impossible in the dense case).
Establishing tighter relations between clocks shall be the main scheduling purpose in the method-
ological system design activity associated with our modeling approach. Coincidence of instants
RR n° 5895
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TimeAccessModels
TimeBaseModels::
TimeBase
 valueKind: TimeKind
Clock1
base
TimeBaseModels::
Metric
0..1
metric
TimeBaseModels::
MultipleTimeBase MultiClock
1
timeBase
clocks
multiClock0..1
1..*
TimeBaseModels::
Instant InstantValue0..*
denotedInstant
DurationValueTimeBaseModels::Duration
0..*
denotedDuration
TimeValue
0..1maximalValue
referenceClock
1
ChronometricClock
Figure 3: The time access models package
ticked by distinct clocks is allowed (simultaneity), so that synchronous activities can be modeled.
Special time value expressions are provided to express coincidences as mappings between clocks.
Providing a schedule relation between two clocks will often consist in providing a third one,
faster than both, on which the instants of each will be projected. Then the rate and phase relations
will explicitly show. Operators for defining schedules in the case of discrete logical time will be
presented in section 3.
2.2 Application Modeling
Applications should be represented using the familiar UML modeling views for structural and be-
havioral aspects: state, activity and interaction diagrams, structured classes and components. In
the field of RTE systems it is often the case that activity and “component blocks” diagrams play a
particular role, as noticed through their emphasis in SysML for instance.
The primary extension to these models to build our application model shall be the introduction of
the logical clocking information available (or requested) as annotations. The objective is to provide
schedules for elementary behavioral elements such as actions and events. When a collection of
INRIA
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TimedEvent
TimeValueSpecification
when1
TimedAction
start 0..1 0..1 end
duration
0..1
TimeAccesses::
Clocks::MultiClock
TimedClass
1 multiclock
TimedEntities
Figure 4: The time entities package
behaviors is “on the same clock”, the clock information can be put on the structural container they
all belong to, when it exists (classifier, structured class, component, . . . ). The activation instants of
behaviors on a given clock can be provided as absolute values, but much more often as relative values
introducing latencies and durations. Such values are provided usually as TimeValueExpressions. The
extension of relevant modeling elements to their Timed versions is displayed in figure 4.
2.2.1 Timed semantics
The operational semantics of UML is basically untimed (some would called it asynchronous). When
timing considerations are introduced, they are often added as external “non-functional” constraints,
and their satisfaction is not demanded explicitly in the “official semantics”. This is certainly fine
to define a computational model that works when these timing annotations are not provided, and
we certainly do not want to question this model in such case. But when explicit timing (logical or
physical) is specified in the model, the semantics should of course take it into account (or else the
UML semantics be discarded for modeling intentions that would only rely in its diagrammatic views
and discard its meaning). Following Bran Selic [16], we see two places where this is important:
inter-object communications. Example questions here are: What is the time relation between the
send and receive actions on a signal event? How could one model rendez-vous synchroniza-
tion when modeling demands? The actual arriving time can have a drastic impact on real-time
RR n° 5895
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scheduling techniques (and then on the ordering of behaviors in a faithful operational seman-
tics).
intra-object communications Actions are triggered by object/data flows and control flows. But in
the current state of UML 2.0 there is not much differences betwen the two kinds of flows.
Data-flow models are found very useful for abstract modeling, but hardly used for real-life
semantics. Instead they are usually transformed (by classical scheduling) in a model where all
information on cycle time activation is carried by the control flow (it “provides” control), and
the data-flow is weakened to a data-path; indeed, control-flow design is supposed to ensure
that the proper data have arrived in the proper locations (here, at the input pins of the action),
when it is activated. Setting up the control flow right amounts in our framework to a clock
calculus, setting up the clock rates right to design this schedule.
2.3 Execution Platform Modeling
Figure 5: Execution platform metamodel, with examples of hardware specific resources refinement
(simplified diagram)
The purpose of the Execution Platform Model is to enable embedded systems designers to spec-
ify and dimension the architectures meant to support the applications. The actual allocation (of
application to platform) can be entirely specified by the designer, or sometimes computed by anal-
ysis tools [12]. Such tools require basic information on the computation and communication costs
INRIA
Logical time in UML for RTES design 11
for basic functions, from which they attempt to minimize the overall cost of well-chosen allocations.
Details are out of the scope of this paper. The result can be displayed as extra clock relations. Typi-
cally a new ground clock is introduced, on which existing clocks are synchrononized to the desired
effect. For instance functions that share a resource must be interleaved.
As illustrated in Fig. 5, the model mainly introduces two concepts: resources and services. Struc-
turally, an execution platform is a block-diagram of resources of several natures: computing, storage,
communication endpoints, and interconnect media. Platform services use a predefined number of re-
sources in a way described as an interaction scenario. Generic services describe natural aspects of
the platform and can be used to introduce costs at a higher description level. Specific services can be
used to provide descriptions that come to the level of application functions. This is used to bridge
the possible gap in atomicity level: one groups the necessary platform behaviors and resources so
that it can realize directly the function.
No assumptions are made on the granularity of the resources considered in the specification of
an execution platform. According to nature of the application, an execution platform can be a coarse
grain description of a basic software operating system offering services for thread and memory
management, or very fine grain view point of a hardware execution platform (down to ASICs). Note
that the hierarchical aspect of the metamodel (composition relation between resources in Fig. 5)
enables all kinds of layering specifications. For example, the bottom layer of an execution platform
(typically specified as an assembly of fine grain hardware resources) can be abstracted by a higher
level software execution layer.
Resources timing and clocking information are often of a more physical nature as those of the ap-
plication. Time bases provide a specification of computing speeds for hardware elements. Durations
provide an account of computational complexity. For example, in a hardware execution platform,
physical relations typically exist between the operating frequencies (clocks) of the various resources
(e.g., a bus clock ticking one time every ten ticks of the processor clock, i.e., the bus clock is ten
time slower than the processor clock but is synchronized with it).
2.4 Allocation modeling
The Allocation metamodel provides mechanisms that enable to express relationships between the
elements describing the structure and behavior of an application, and the resources describing the
structure and behavior of the targeted execution platform. The purpose of these relationships is
to describe how the functionality expressed in the application will be eventually realized by the
execution platform.
The Allocation metamodel offers different kinds of relationships (structure to structure, behavior
to structure, behavior to behavior), that will not be described in details in this paper. But ultimately,
an action considered as atomic in the application must be related (directly or indirectly through an
analysis process) to the (possibly multiple) execution of one or more services supported by one or
several resources of the targeted execution platform. This property is illustrated in Fig. 6, where
Collaboration and Behavior concepts have a have similar semantics to homonymous UML 2 con-
cepts (respectively the set of structural elements, i.e., resources, that will collaborate to “realize” the
RR n° 5895
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action, and the description of the interactions, i.e., services executions, between the different parts
of the collaboration).
Figure 6: Allocation metamodel (partial)
According to the various costs associated with the “local” services executions and according to
the description of the interactions between the resources involved, concrete temporal informations
can be extracted and used to refine the temporal description of the application. A use case example
of this process is given the case study section.
INRIA
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3 Clocks and schedules
This section provides operations on time bases, mostly meant to combine them. The usual way
to combine two clocks is to project them both on a third one that “contains” them. This can be
non-deterministic, or reflect a given scheduling strategy. When a clock A is finer than a clock B
(meaning that A ticks at least each time B does), a schedule filter can be provided to retrieve B from
A. In effect it selects the instants where B ticks out of the ones in A. In the discrete case it can be
represented as a strictly increasing sequence of integers, or even more concretely by a sequence of
bits. A “1” at a given index position i in the sequence indicates that B ticks at A’s ith tick.
We first introduce some notations.
Binary words Let N denote the set of natural numbers including 0, N∗ = N\{0}, and B = {0, 1}
the set of bit values. The elements of B are ordered: 0 < 1. A binary word is a possibly infinite
sequence of Bits w : N∗ → B. Let Binary be the data type defined on binary words, equipped with
the concatenation (•). For w : Binary, k ∈ N∗, w[k] denotes the kth bit in w. The index of the
kth 1 in w is denoted by [w]
k
. If the kth 1 does not exist, then [w]
k
returns ∞, and by convention
[w]0 = 0.
We extend (bit-wise extension) Boolean operators on bits (not, or, and, . . . ) to Binary. We also
define two relations on Binary:
Subsetting (w1 subsets w2): w1 ⊆ w2 ⇔ ∀k ≥ 1, w1[k] ≤ w2[k]
Lead (w1 has lead over w2): w1  w2 ⇔ ∀k ≥ 1, [w1]k ≤ [w2]k
Periodic binary words A binary word w is called periodic if of the form u.v?, with u, v ∈ {0, 1}?.
Periodic words are remarkable in that all the following constructions will be algorithmically com-
putable on them. They are useful in modeling as they correspond to regular iterative and pipelined
applications as often found in RTE domain. u corresponds to a transitory initialization phase, and v
to a stationary cyclic behavior. The theory of periodic words as schedules is developed in [5].
Discrete Time bases As shown in the time metamodel (Fig. 2), two time bases can be related by a
mapping specification. We note A = wR
A
on R, where wR
A
∈ Binary, to indicate that A is obtained
from R by selecting only the instants i where wR
A
[i] = 1. We omit the reference to R in wA when
clear from context. R is called a superclock of A given wA, and wA is the filter for A relative to
R. We say that R upsamples A when ∃w,A = w on R. We say that A downsamples R when R
upsamples A, and call A a subclock of R. A set of clocks with a common superclock R will be said
to define a Time Domain DC ⊆ {A : TimeBase | C v A}.
Even though it may seem in our definitions that all computations are based on a common super-
clock, in practice the scheduling activities will consist in choosing such superclocks and schedule
filters so that the various sister-clocks are properly articulated.
RR n° 5895
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3.1 Relations on Discrete Time Bases
In the rest of the section we shall always suppose that A and B are clocks expressed on the same
superclock R (in other words A = wA on R and B = wB on R).
Disjunction relation (A and B are disjoint): A | B iff ∀i,¬(wA[i] and wB [i]).
Finer/Coarser relations (A is finer than B): A v B iff ∀i, wA[i] ≥ wB [i]
Disjoint clocks never tick simultaneously. A clock is finer than another one if it always ticks when-
ever the other does. We say that B is coarser than A when A is finer than B.
It should be noticed than when A is finer than B, then it can be seen as a superclock for B, with
a proper (different) filter, defined as follows: wA
B
[k] = wR
B
[
[wR
A
]k
]
. This says that the indexes of the
new filters are those instants when wR
A
holds as 1, and that the corresponding value is that of wR
B
in
these selected instants.
3.2 Operations on time bases
3.2.1 Point-wise operations on a Time Domain
The complement operation is a unary operation: complement : TimeBase → TimeBase and is
defined by: C = R \A ⇐⇒ wR
C
= not wR
A
.
Tab. 1 contains some operations whose signature is TimeBase × TimeBase → TimeBase. Their
semantics is given in terms of operations on Filters.
Time base operation Binary word operation
A union B wR
A
or wR
B
A intersection B wR
A
and wR
B
A minus B wR
A
and not wR
B
Table 1: Some point-wise operations on Time Bases of a Time Domain
3.2.2 Global operations on a Time Domain.
Downsampling : TimeBase× Binary → TimeBase. B = A|w iff (A v B) ∧
(
wA
B
= w
)
.
Upsampling : TimeBase× Binary → TimeBase. B = A|w iff (B v A) ∧
(
wB
A
= w
)
.
Delay : TimeBase× N → TimeBase. (n is a duration). wA
An = 0
n • 1?
Latest t : TimeBase× TimeBase → TimeBase.
∀k ≥ 1,
[
wR
AtB
]
k
= max
([
wR
A
]
k
,
[
wR
B
]
k
)
Earliest u : TimeBase× TimeBase → TimeBase.
∀k ≥ 1,
[
wR
AuB
]
k
= min
([
wR
A
]
k
,
[
wR
B
]
k
)
INRIA
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Sample ↓: TimeBase× TimeBase → TimeBase (provides a subclock on B).
∀k ≥ 1, wB
A↓B(k) =
∨[wR
B
]k
i=[wR
B
]k−1+1
wR
A
(i)
Delay, Earliest and Latest operators are convenient ways to use clocks to regulate traffic and syn-
chronize various flows. Some words of explanations might be in order here for the Sample operator.
It is based on the pace of B (as superclock), but only ticks whenever there was a tick on A between
the previous tick of B (excluded) and the current tick of B (included). So it sets the very instants
where B can be notified (on its clock) of some new event that occurred from a behavior based on A
clock.
Other relations may be derived to figure whether the Sample can be lossy (two successive events
occurred on A betwen two B’s ticks, or duplicating (no event on A between two B’s ticks, so that if
an activity based on B needs a value produced at A’s rate, it will use the same twice). Such predicates
are useful in AADL[9], a modeling framework used in automotive and aeronautics design.
We are currently working on ways to introduce appealing graphical UML views of these opera-
tors, so that clock adjustements for smooth scheduling of applications can be inserted by designers
or, even better, notified by analysis tools to these designers for acceptance.
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4 An illustrative example
As an illustrative example, we consider the downscaling of a high definition (HD) video image into
a standard definition (SD) image. This example is primarily meant to show the use of Clocks-as-
schedules. In that sense, it hardly uses Execution Platform and Allocation modeling, and focuses on
Timed models inside application instead.
The downscaling application has been modeled with Multi-Periodic Process Networks [6], a
model influenced by Petri nets, data-flow graphs, and Kahn Process Networks. A HD image consists
of 1080 lines, each made of 1920 pixels. A SD image has 720 lines with 480 pixels each. The
transformation reduces the number of pixels per line (ratio of 8:3), and the number of lines (ratio
of 9:4). So, altogether the output pixel rate is 38 × 49 = 16 of the input rate. Functionally, the
transformation can be decomposed in the horizontal filtering of each HD lines, followed by the
vertical filtering of the resulting lines. Filtering includes smoothing (each new pixel results from a
weighted sum of a neighborhood) and a decimation (discarding pixels). This transformation must be
done in real-time: the pixels of input HD image are received at a rate imposed by the inClk clock,
and the pixels of the output SD image have to be delivered at a rate imposed by the outClk clock.
The two clock frequencies are specified in the standards. At the implementation level, horizontal and
vertical filterings are performed in a pipe-line mode, which calls for a precise schedule of elementary
operations. For simplicity we describe only the horizontal filtering.
Given the specification of the application and a target execution platform, we proceed as follows:
1. A static model of the main data structures handled by the application is designed. It brings out
dimensional data-flow aspects, closely related to repetitive processings.
2. Functionalities of the application are expressed by activity diagrams or pseudo algorithmic
representations. Local logical clocks should be introduced at this step to support scheduling.
3. Functionalities are allocated to services supported by an Execution Platform. Information
about the duration of the service executions is collected from the platform model and inte-
grated in the logical clocks.
4. A clock calculus determines the schedule of all actions. If the external timing constraints are
not satisfied, then the activities or the local clocks have to be modified, and the procedure is
applied again from step 3.
Step 1 The static model is given in Fig. 7. A HD line consists of 240 HD Horizontal Blocks
(HDHoB), each made of 8 pixels. On the SD side, a line is also made of 240 SD Horizontal Blocks
(SDHoB) of 3 pixels each. The filtering of a HD line can be refined into 240 horizontal block
filterings. The horizontal block filtering reduces the line length in a ratio of 8:3.
Step 2 The logical clocks introduced for the HD line filtering are justified below and their equations
are gathered in Tab. 2.
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HorizontalFilterHDLine SDLine
in
1
out
1
HDHoB SDHoBHorizontalBlockFilter
240 { ordered } 240 { ordered }
in
1
out
1
Pixel
8 { ordered } 3 { ordered }
Window
8 { ordered }w
6 { ordered }
<<refine>>
Figure 7: Static model
# clock name equation
1 pxInClk inClk and pxInClk alternate
2 HDHoBClk HDHoBClk = pxInClk|(1.07)∗
3 HDLineClk HDLineClk = HDHoBClk|(1.0239)∗
4 smoothClk smoothClk = HDHoBClk|(10100100)∗
Table 2: Clocks after step 2
The pxInClk clock samples the pixels received at the rate of inClk without loss or repetition. This
holds whenever ticks of the two clocks alternate.
Since a HD horizontal block consists of 8 received pixels, the clock attached to the start of a
HDHoB filtering (HDHoBClk) must be 8 times slower than pxInClk.
Since a HD line contains 240 blocks, the clock attached to the start of a HDLine filtering (HDLineClk)
must be 240 times slower than HDHoBClk.
A block filtering should consist of 8 smoothing operations on a window. But because of the pixel
decimation, only 3 out of the 8 are necessary. So, the 8 iterations making a block filtering
are not identical. The body of the loop does or does not compute a smoothing function and
generate a new pixel. This kind of variable iterations are elegantly expressed by a clock
expression. Let smoothClk be the clock starting a body execution with smoothing and pixel
generation. The binary pattern 10100100 preserves 3 results out of 8 computations. It reflects
a design decision that fixes which pixels must be discarded, in an evenly spread way.
The WindowFiltering activity triggered by smoothClk is
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1. Get the incoming pixel.
2. Push it in the (sliding) window w (the oldest pixel is lost).
3. Compute a dot product: s =
∑k=5
k=0 w[k] ∗ a[k], where w[k] is the value of the kth pixel in the
window, and a is an array of weighting coefficients.
4. Create a pixel with value s and insert it in the SDHoB.
The complementary clock of smoothClk (i.e., HDHoBClk|(01011011)∗ ) triggers only the first two
actions of the above activity.
Step 3 In order to select an Execution Platform, we have to consider required performance. 25
full images are sent every second. Each image has 1125 lines (1080 visible lines + 45 service
lines in the HDTV NHK standard). Each line has 1920 pixels. Thus, the inClk has a frequency of
25 × 1125 × 1920 = 54.106 Hz, hence a period of 18.5 ns. So small an amount of time forbids
the use of general purpose execution platform. An ASIC solution is chosen. Coefficients for the
dot product are negative power of 2 so that the dot product consists of simple bit-shift followed by
additions.
The resources are 2 registers, 1 shift-register, and a tailored ALU. Tab. 3 contains pertinent
information about the execution platform. prClk is the clock of the circuit. Duration is expressed in
number of cycles of this clock.
Resource Type Service Duration Clock
pxInBuf Register get():Pixel 1 prClk
slidingWindow Shift-Register push(p:Pixel) 1 prClk
get(i:integer): Pixel 1 prClk
filter ALU dotProduct():Pixel 7 prClk
pxOutBuf Register put(p:Pixel) 1 prClk
Table 3: Execution Platform
From Tab. 3 we extract new clock relations gathered in Tab. 4. The duration for the execution
of the WindowFiltering activity is 1 + 1 + 7 + 1 = 10 cycles of clock prClk. So, this clock should
be 10 times faster than clock pxInClk (Eq. 5). On the other hand, the sliding window has to be
filled-in before it can operate at its full speed. This needs a delay of 5 instants on the HDHoBClk
clock (Eq. 6). Now, a fine schedule of actions can be derived from the WindowFiltering activity
specification and the known durations of the actions. For instance, the get action on pxInBuf has
to be scheduled one instant of the prClk after the sampling of a pixel. This is expressed by Eq. 7.
The push action in the sliding window has to be scheduled two instants after the sampling of a pixel
(Eq. 8), and so on.
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# clock name equation
5 prClk prClk = pxInClk|(1.09)∗
6 HDHoBClk′ HDHoBClk′ = HDHoBClk  5
7 pxInBufGetClk pxInBufGetClk = (prClk  1)|(1.09)∗
8 slidingWindowPushClk slidingWindowPushClk = (prClk  2)|(1.09)∗
Table 4: Clocks after step 3
5 Conclusions and Future Directions
We have provided a modeling framework to represent time schedule informations in Real-Time
Embedded applications. The approach is model-based and relies fully on existing UML modeling
paradigms. Explicit schedules are represented as logical clocks and clock relations. In the case of
predictible periodic behaviors they can be computed upon, but the modeling scope is not limited to
this case; in the larger spectrum they can be kept as relations. We focused on discrete clocks, but
rational clocks could be defined as well.
The approach relies on time refinement, by which a set of loosely related clocks can be inter-
scheduled to one that encompasses them all. Execution platform models provide mandatory duration
values for computations, and allocation mappings allow to transport these constraints to the applica-
tion demands. Defining ad-hoc platform services allows to bring it closer to the application.
Further work should be conducted to demonstrate the use of explicit logical clock scheduling in
broader scope. Real case studies on execution platform models would also lead to a better under-
standing of the approach. We are currently implementing these concepts into UML profile modelers,
and presenting them at the OMG in the framework of the MARTE profile proposal (Modeling and
Analysis of Real-Time Embedded systems).
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